

# SHARP SERVICE MANUAL

CODE: 00ZMZ700SM//E



## PERSONAL COMPUTER

### MODEL MZ-700 MZ-1T01 MZ-1P01

(FOR THE MZ-1P01 MECHANICAL SECTION  
REFER TO THE DPG2306 SERVICE MANUAL)

#### INDEX

1. SPECIFICATIONS .....	1
2. NAMES OF FUNCTIONAL COMPONENTS .....	2
3. SYSTEM BLOCK DIAGRAM.....	3
4. SYSTEM DESCRIPTION .....	4
5. DATA RECORDER .....	15
6. COLOUR ENCODER.....	19
7. MICRO COLOUR GRAPHIC PRINTER.....	20
8. POWER SUPPLY .....	24
9. IC SIGNAL POSITION .....	27
10. CIRCUIT DIAGRAM & PARTS LAYOUT .....	29
11. PARTS GUIDE & LIST	

**SHARP CORPORATION**

Download from [Www.Somaniuals.com](http://Www.Somaniuals.com). All Manuals Search And Download.

## 1. SPECIFICATION

### 1-1. MZ-700

CPU	Sharp LH0080A (Z-80A)
Clock ( $\phi$ )	3.5MHz
Memory	4KB ROM (monitor) 4KB ROM (character generator) 64KB RAM (program area) 4KB RAM (VIDEO)
Video output	System: PAL Type: RGB composite video (convertible to B/W) RCB + Synchronization (non composite) RF (UHF 36 ± 3ch, convertible to B/W)
Screen structure	40 character × 25 lines (1000 characters) 8 × 8 dot matrix (per character)
Color designation	Character: 8 colours (per character) Background: 8 colours (per character)
Music function	Internally provided (audio output, 550mV max.)
Timepiece function	Internally provided (24 hours clock, without data retention)
Keyboard	ASCII compatible 69 keys Definable keys, cursor control keys, etc.
Editing functions	Screen editor (cursor control, home, clear, insert, delete)
Power requirements	220/240V ± 10V, 50/60Hz
Temperature	Operating temperature: 0 to 35°C Storage temperature: -20 to 70°C
Humidity	Operating humidity: 85%RH or below
Weight	3.6Kg (body only)
Physical dimensions	440 (W) × 305 (D) × 86 (H)

### 1-2. CPU board specification

CPU	LH0080A (Z80A) . . . . .	1
PIO	8255 . . . . .	1
CTC	8253 . . . . .	1
Memory controller (CRTC)	M60719 . . . . .	1
ROM	4KB monitor ROM . . . . .	1
	4KB character generator ROM . . .	1
RAM	64K bits DRAM . . . . .	8
	2KB SRAM . . . . .	2
I/O bus	Expansion I/O bus . . . . .	1
	Printer I/O bus . . . . .	2
	(Only one can be used, selectable by switching)	
	External cassette read/write terminals	

### 1-3. Micro-colour graphics printer specification (option)

Printing method	Ball point pen recording, four colours rotary selection type.
Kind of colours	1 = black, 2 = blue, 3 = green, 4 = red
Printing speed	10 characters/sec, average (Printing the smallest characters.)
Printing capacity	80 digits, 40 digits, 26 digits, software designated
Character set	115 characters (ASCII characters and others)
Resolution	0.2mm

### 1-4. Cassette recorder specification (option)

Type	IEC compatible cassette mechanism
Record/playback method	Dual tracks, single channel, monophonic
Rated speed	4.8cm/±3.5%
Operation control method	Piano key method
Control buttons	PLAY, FF, REW, STOP/EJECT, REC, COUNTER RESET
Data transfer system	Sharp, PWM method
Baud rate	1200bps (nominal)
Tape used	Philips standard tape, (not C120)

### 1-5. Power supply specification


(Including colour graphics printer and cassette tape power source)

Input: 220/240V ± 10V, 60/50Hz, 20W


Output: 5V

## 2. NAME OF FUNCTIONAL COMPONENT


MZ-700 Front view



MZ-700 Rear view




## 3. SYSTEM BLOCK DIAGRAM



## 4. SYSTEM DESCRIPTION


### 4-1. Memory map

#### a) At power on



- Shown above is the memory map at the time of power on. VRAM contents from \$D000 to \$DFFF differ from the MZ-80K.
- The monitor (ROM) has the same entry point as that of the MZ-80K.

#### b) Bootstrap (loading of system program)




- With the input of the LOAD command of the monitor, the BASIC loading program is transferred to the system area composed of the RAM and starts to bootstrap. (Only the cassette tape is subject to bootstrapping in this case).

- Boot command: L

- With the entry of the boot command L, only the tape loading program is transferred to the system area and the system program is loaded to the system area designated in the DRAM.


NOTE: The boot program shown in the figure is the program loaded from the tape and is not the program from the monitor (ROM).

#### c) System initiation




- The above memory map is valid upon completion of system program loading.
- The system program is programmed to switch the memory depending upon what is accessed, VRAM, keyboard, or timer.

#### d) At the time of manual reset




At the time of manual reset (with **CTRL** in depression)



- When the **CTRL** key is in depression, address \$0000 through \$OFFF and \$D000 through \$FFFF become the RAM area.
- With input of the command "#" when the monitor (ROM) is active, it is switched to the RAM.

#### e) Floppy bootstrap



- Because the floppy control area is mapped to \$F000 for compatibility with the MZ-80K series, boot begins from the address \$F000.
- Map configuration after boot will be considered separately.

#### 4-2. Memory controller (CRT C)

Both the memory controller and the CRT controller are contained in a single chip custom LSI (M60719), it has the following functions:

- 8 × 8 dot characters are displayed on the CRT screen of 40 characters (horizontal) × 25 lines (vertical). Displayed character font is dependent on the 4KB character generator (ROM).**
- Manages the monitor ROM, DRAM, video RAM, and peripherals (keyboard, timer, ETC.) mapped to the memory.**
- Generates clock to the Z-80A microprocessor.**
- Selects the printer I/O port.**

#### 1) CRT controller

There are major variations of colour television systems as described below.


- NTSC system (Japan, U.S.A., etc.)
- PAL system (U.K., Germany, etc.)
- SECAM system (French, etc.)

Because of the different specification requirements above, the MZ-700 may not be suitable for overseas operation.

#### PAL signal specification

Signal name	Signal frequency
NTPL	"L"
LPHI	17.734475 MHz
CLKN	8.8672375 MHz
COLR	4.43361875 MHz
LOAD	1.108404688 MHz
PHIO	3.546875 MHz
HBLN	15.6113 kHz
VBLN	50.0363 Hz

CRT controller system block diagram



#### Blanking period

To display characters on the CRT screen, the CPU writes the character data (display code) to the 2KB VRAM-1 along with the control signal WR and the color data of that character to the 2KB VRAM-2. In other words, as the address (\$D000 ~ \$D7FF) is output. The character data is supplied to the VRAM-1 input (01-08) via the bidirectional buffer LS245, and the data will then be written when WE is low. The color data is also sent to 01-08 of the VRAM-2 to be written when WE is low.


To read the contents of a VRAM character, the CPU sends out the relevant address. When RD is forced low, the data is then read via the bidirectional buffer LS245. However, the address range \$D000 through \$DFFF must be addressed in order to access all the VRAM. This address change is carried out inside the custom LSI with the OUT command described later.

Accessing of the VRAM is carried out within the blinking period (BLNK = "H"). If BLNK = "L", then WAIT is applied to the CPU (WA = "L").

The blanking period discussed here is the period that BLNK is in high level.

High period of the BLNK signal is so designed that it is shorter than the low period of HBLK (horizontal blanking period).

#### HBLK versus BLNK



#### Display period

The data written in the VRAM is sent to the CG ROM, character by character based on the display address counter located inside the custom LSI, to become the CG address data (VRAM-1 data). Also, the data of VRAM-2 is sent to the LS174, at this point. The CG receives the VRAM-1 data and low order address bits (Q-Q3). It is then sent to the shift register LS165 after being converted into the 8-bit parallel character row data. The shift register converts this signal into serial data and it is added to the color matrix circuit along with the data from the LS174 to become the R.G.B. CVIDEO signal.


$P_0 \sim P_{10}$ : These are VRAM addresses that represent the character position on the CRT screen.

$Q_1 \sim Q_3$ : These represent the rows of the  $8 \times 8$  dot character. Row number is increased with HBLK, and it repeats 0 through 7 as shown below. These signals are also generated inside the custom LSI.


	$Q_3$	$Q_2$	$Q_1$
1st row	0	0	0
2nd row	0	0	1
3rd row	0	1	0
4th row	0	1	1
5th row	1	0	0
6th row	1	0	1
7th row	1	1	0
8th row	1	1	1

- LOAD:** The signal that determines the function (shift out or data set) of the shift register LS165. High state of this signal acts as shift and low state of this signal acts as data set.
- CLK:** Shift register clock. Data shifts at the rising edge of CLK when the LOAD signal is high.

#### • HBLK versus HSY



#### • VBLK versus SYN



#### Custom LSI internal CRT controller block diagram and description

- $Q_1 \sim Q_3$  are created by dividing HBLK by half.
- Internal signal CSDD is used to make the choice of VRAM addressing, which is carried out by address multiplexing through the internal display address, or comes direct from the CPU. A through K are the display addresses.
- The LPHI signal (17.7MHz) is divided and ANDed to derive the horizontal synchronization signal (NTSC or PAL) to make the choice of either NTSC or PAL horizontal synchronization signal, output by means of NTPL.

## 2) Memory controller

In the MZ-700, it needs to segregate the memory in order to achieve the above mentioned memory mapping. The memory controller is therefore used to perform address management of peripherals assigned to the memory such as DRAM, monitor ROM, video RAM, and keyboard. The bank select method is used to switch memory. Memory selection is achieved using the OUT command.

I/O port	\$0000 ~ \$0FFF	\$D0000 ~ \$FFFF	INH1	INH2	INH3
\$E0	D-RAM	—	L	—	—
\$E1	—	D-RAM	—	L	—
\$E2	MONITOR ROM	—	H	—	—
\$E3	—	V-RAM, 8255 8253	—	H	—
\$E4	MONITOR ROM	V-RAM, 8255 8253	H	H	H
\$E5	—	Prohibited	—	—	L
\$E6	—	Returns to the state before prohibited.	—	—	H

INH1 ~ INH3 are custom LSI internal signals which cause the memory map to change.

INH1	H	L	H	H												
INH2	H	H	L	H												
INH3	H	H	H	L												
	<table border="1"> <tr><td>ROM</td></tr> <tr><td>D-RAM</td></tr> <tr><td>V-RAM</td></tr> </table>	ROM	D-RAM	V-RAM	<table border="1"> <tr><td>D-RAM</td></tr> <tr><td>D-RAM</td></tr> <tr><td>V-RAM</td></tr> </table>	D-RAM	D-RAM	V-RAM	<table border="1"> <tr><td>ROM</td></tr> <tr><td>D-RAM</td></tr> <tr><td>D-RAM</td></tr> </table>	ROM	D-RAM	D-RAM	<table border="1"> <tr><td>ROM</td></tr> <tr><td>D-RAM</td></tr> <tr><td></td></tr> </table>	ROM	D-RAM	
ROM																
D-RAM																
V-RAM																
D-RAM																
D-RAM																
V-RAM																
ROM																
D-RAM																
D-RAM																
ROM																
D-RAM																
INH1	L	H	L	L												
INH2	L	L	H	L												
INH3	H	L	L	L												
	<table border="1"> <tr><td>D-RAM</td></tr> <tr><td>D-RAM</td></tr> <tr><td>D-RAM</td></tr> </table>	D-RAM	D-RAM	D-RAM	<table border="1"> <tr><td>ROM</td></tr> <tr><td>D-RAM</td></tr> <tr><td>D-RAM</td></tr> </table>	ROM	D-RAM	D-RAM	<table border="1"> <tr><td>D-RAM</td></tr> <tr><td>D-RAM</td></tr> <tr><td>D-RAM</td></tr> </table>	D-RAM	D-RAM	D-RAM	<table border="1"> <tr><td>D-RAM</td></tr> <tr><td>D-RAM</td></tr> <tr><td></td></tr> </table>	D-RAM	D-RAM	
D-RAM																
D-RAM																
D-RAM																
ROM																
D-RAM																
D-RAM																
D-RAM																
D-RAM																
D-RAM																
D-RAM																
D-RAM																

**NOTE:** The command with which the memory selection is to be done should not be written in the memory block to be selected.

- Custom LSI internal memory controller block diagram and description

When the above mentioned OUT command is executed, address  $A_0 \sim A_2$  is stored in "FF" to create INH1 ~ INH3, then ROM, VRAM, and DRAM may be accessed against CPU addressing on the basis of those INH signals.

- $\overline{RAS}$  becomes active when the DRAM is accessed.
- CSO becomes active when the monitor ROM is accessed.
- CSE becomes active when the memory mapped I/O (8255, 8253) is accessed.
- CSDN (internal signal) becomes active when the VRAM is accessed. If in the blnk period, CSDD becomes active. So that, the address from the CPU is sent of  $P_0 \sim P_{10}$ .
- If the display period is on when accessing the ROM or VRAM, WATN becomes active.
- Line address and row address switching signal (LS157 input) when accessing the RAM is derived from PHI, WRN, MRQN, and RDN. As  $\overline{WR}$  rises before the falling edge of  $CAS$  during the write cycle, it becomes an early cycle.

#### 4.4. Memory controller (CRTC) circuit description

The memory controller and the CRTC are contained in the single chip custom LSI (M60719).


##### Memory controller signal description

Pin No.	Signal name	IN/OUT	Function	Circuit diagram signal name
1 16	A0 A15	IN	CPU address Bus	AO A15
17	LPH1	IN	Clock (17.7MHz)	$\Phi$
18	PH1	IN	CPU clock (3.55MHz)	$\phi$
19	CSEN	OUT	8255, 8253, joystick enable	CSE
10	CL	IN	GND	CL
21	GATE	IN	GND	GATE
22	CSON	OUT	Monitor ROM enable	CSO
23	VCC	—	Power supply	5V
24	RASN	OUT	D-RAM row address select	$\overline{RAS}$
25	RFSN	IN	CPU refresh	$\overline{RFSH}$
26	PHIO	OUT	CPU clock create signal (3.55MHz)	$\phi_o$
27	MRQN	IN	CPU memory request	MREQ
28	IORN	IN	CPU I/O request	$\overline{IORQ}$
29	RDN	IN	CPU read	$\overline{RD}$
20	WRN	IN	CPU write	$\overline{WR}$
31	RSTN	IN	Reset	RESET
32	SEL	IN	DRAM row/column address switching signal	SEL
33	VBLN	OUT	Vertical blanking signal (CRT)	VBLK
34	HBLN	OUT	Horizontal blanking signal (CRT)	HBLK
35	WATN	OUT	CPU wait	WA
36	COLR	OUT	Colour sub-carrier wave (4.4361875MHz: PAL)	COLR
37	PRCN	OUT	Printer I/O address select	PRC
38 40	Q1 Q3	OUT	Display: Address data output (Line Count Signals) (Display address is indicated to the CG ROM together with P0 — P10).	Q1 Q3
41	NTPL	IN	NTSC/PAL system switching (PAL=L)	N/P
42	BLNK	OUT	Timer clock	BLNK
43	HSYN	OUT	Horizontal synchronizing signal	$\overline{HSY}$
44	ABC	OUT		ABC
45	LOAD	OUT	Character, display start signal	LOAD
46 52	P0 P6	OUT	Display address signal	P0 P6
53	GND	—	GND	
54 57	P7 P10	OUT	Display address signal	P7 P10
58	S157	OUT	V-RAM display/CPU address switching signal	S157
59	SYNN	OUT	Vertical synchronizing signal	$\overline{SYN}$
60	CLKN	OUT	Character display shift register clock	CLK


## CUSTOM LSI &lt; YT1 &gt;

## 1. BLOCK DIAGRAM


## CRT Control



## Memory Management (1)




## Memory Management (2)



## Colour VRAM (VRAM-2)

- MZ-700 colour information is managed character by character. One byte of colour information table is assigned to each characters displayed on the TV screen.

D7	ATB	
D6	FRONT	G
D5	FRONT	R
D4	FRONT	B
D3	Not used	
D2	BACK	G
D1	BACK	R
D0	BACK	B



## 4-3. Memory mapped I/O (\$E000 – \$E008)


CPU memory address	Controller	Function
\$E000		PA : Output
\$E001		Pb : Input
\$E002	8255	Pc : Input/output mode controller by bit cell
\$E003		Mode controller
\$E004		C <sub>0</sub> : Mode 3 (square wave rate generator)
\$E005	8253	C <sub>1</sub> : Mode 2 (rate generator)
\$E006		C <sub>2</sub> : Mode 0 (terminal counter)
\$E007		Mode controller
\$E008	LS367 and others	Tempo, joystick, HBLNK input

Character information is stored in address \$D000-\$D7FF and colour information in \$D800-\$DFFF of the VRAM.

### a) Signals around the 8255

The 8255 Programmable Peripherals I/O Controller assumes the control of the cassette recorder, CRT screen cursor

blinking timing, keyboard scan strobe output, and key return data.




Port	Port terminal	I/O	Active state	Control function	Signal name
PA (\$E000)	PA <sub>0</sub> PA <sub>1</sub> PA <sub>2</sub> PA <sub>3</sub> PA <sub>7</sub>	OUT	H H L	Keyboard scan strobe signal output Cursor blinking timer reset	556RST
PB (\$E001)	PB <sub>0</sub> PB <sub>1</sub> PB <sub>2</sub> PB <sub>3</sub> PB <sub>4</sub> PB <sub>5</sub> PB <sub>6</sub> PB <sub>7</sub>	IN	L L	Keyboard scan data input	
PC* (\$E002)	PC <sub>1</sub> PC <sub>2</sub> PC <sub>3</sub> PC <sub>4</sub> PC <sub>5</sub> PC <sub>6</sub> PC <sub>7</sub>	OUT OUT OUT IN IN IN IN	— L — H — — —	Cassette data write Timer interrupt disable Motor rotate control Motor rotation check Cassette data read Cursor blinking timer input Vertical blanking	WDATA INTMSK M-ON MOTOR RDATA 556OUT VBLNK

\* Output data handled in the bit cell mode. (Port C in control mode)

### b) Cassette controller

Data transfer with the cassette recorder is carried out on PC1, PC4, and PC5 of the 8255. Shown next is the data format (Sharp PWM method) of the cassette tape.



"LONG" is the data written for the bit value of "1" and "SHORT" for the bit value of "0". Data is read 368 $\mu$ s after the rising edge of the data. The data is recorded

as a repetition of LONG and SHORT, with the same data block written twice.

SHORT 10 sec	TAPE MARK	1	INFORMATION BLOCK 128 bytes	Check sum, 2 bytes	SHORT 256 bytes	INFORMA- TION BLOCK 128 bytes	Checksum, 2 bytes	1	SHORT 5 sec	
22000	LONG40 SHORT 40	LONG						LONG	11000	


TAPE MARK	1	DATA BLOCK	Checksum, 2 bytes	1	SHORT 256 bytes	DATA BLOCK	Checksum, 2 bytes	1	
LONG 20 SHORT 20				LONG				LONG	

The information block consists of the following:

Name	Byte numbers	End address	Function	Note
ATRB	1	\$10F1	Attribute	
NAME	17	\$1102	File name (up to 16 characters)	CR (OD) at the end
SIZE	2	\$1104	File byte size	In order or low and high order bytes
DTADR	2	\$1106	Loading address	
EXADR	2	\$1108	Executing address	
COMNT	124	\$1170	Comment	Not used

### c) Keyboard controller

The 8255 writes strobe (key scan signals) on PA and reads key data from PB. The table shown below is the key map.




### d) Signals around the 8253

The 8253 Programmable Timer generates the buzzer tone through the counter #0 and keeps the internal timer function via the counters #1 and #2.

The counter #0 is used as a square waveform generator (Mode 3). The counter #1 is used as a rate generator (Mode 2) and #2 as an interrupt upon terminal count (Mode 0).

The counter #0 counts the input pulse of 895KHz which is divided by a predetermined factor (musical note), and is then supplied to the amplifier to generate sound. The counter #1 receives an input pulse of 15.6KHz and creates a pulse on OUT1 every second. The counter #2 counts those pulses and OUT2 turns to a high level 12 hours after. As OUT2 is connected to the CPU interrupt pin, it then goes into an interrupt processing routine.



## 5. DATA RECORDER


### 5-1. Data recorder (MZ-IT01)

Data transfer with the recorder is carried out via the 8255. The read data is sent out through the port C1 and the write data is received through the port C5. The motor on/off control is carried out via the port C3 and that activation of the motor is confirmed through the port C4. The signal SENSE goes low when FF, REW, or PLAY pushbutton is pushed on the MZ-1T01.

### ■ Cassette specification


Method	PWM recording method
Rated power	5V ± 0.25V
Rated current	Wait: 2mA Record: 210mA (TEAC TEST TAPE) Playback: 150mA (TEAC TEST TAPE)
Semiconductors used	Transistor × 5 IC × 2 Diode × 4
Tape used	C30 – C90
Rated tape speed	4.75cm/sec
Tracks	2 tracks, monoral
Motor	5V electronic governor motor
Bias	DC
Erasure	DC
Standard playback point	1msec ~ 500 sec
Nominal input level and input impedance	L: 0.4V, max. H: 2.0V, min. Recording terminal 10kΩ min.
Nominal input level	L: 0.4V, max. H: 2.0V, min.

### Block diagram




## Troubleshooting procedure


**Phenomenon ①: Motor and tape do not rotate, when the PLAY button is pushed.**



**Phenomenon ②: Program can not be saved**



**Phenomenon ③: Program can not be loaded or resulted in error**



## Mechanical adjustments

### RECORD/FAST FORWARD/REWIND torque measurements

- Set the torque measuring instrument on the cassette tape recorder.
- Torque value under each mode must be as follows:

Position	Torque measuring cassette	Value
PLAYBACK	TW-2111	30 ~ 70 gram·cm
FAST FORWARD	TW-2231	60 ~ 160 gram·cm
REWIND	TW-2231	60 ~ 160 gram·cm

### Record/playback head azimuth adjustment

- Set the instrument as shown in Fig. 4-2.
- Playback the test tape (Teac's MTT111, recorded with 3KHz signals).
- Adjust the head azimuth adjusting screw so that the reading on the digital voltmeter is at its maximum value.

### Cleaning of head

The head is critical for a proper performance of the tape recorder. Dust on the head, capstan, pinch roller, etc. impedes proper recording and playback. Open the cassette holder, take out the tape, push down the PLAYBACK pushbutton, then clean those components. If you can see any oxide deposit, clean them using a cotton bud damped with alcohol.

### RECORD pushbutton can not be pushed in

The RECORD pushbutton can not be pushed in, if the erasure protect tab of the cassette tape is broken. Forcible depression of the button may result in machine failure.

### Tape speed adjustment

- Connect the wow-flutter measuring instrument to #8 pin of the CNW3001 connector.
- Playback the test tape (UKOG-0119CSZZ, MTT-113 recorded with 8KHz signals). Use the middle part of the tape for the test.
- Adjust the semi-fixed resistor located on the Motor Board so that the playback frequency should become  $8000 \pm 250\text{Hz}$ .














Figure 4-2.



## Cassette recorder waveforms

Primary stage amplifier output waveform	Operational amplifier input waveform	Operational amplifier input waveform
① 	② 	③  1.8V  0V
Operational amplifier input waveform	Operational amplifier output waveform	Output waveform
④ 	⑤ 	⑥ 
Recording input waveform	Recording signal amplified waveform	Recording signal amplified waveform
⑦ 	⑧ 	⑨  1.8Vcc
Head input waveform		
⑩ 		


○ Figure in a circle represents the waveform test point on the circuit diagram.

### 5-2. External recorder playback circuit

When the external recorder is used, connection is made with the 8255 by shorting P-12. In this condition, the write data (8255 PC output) is differentiated and sent to the recorder. In the case of read, the signal peak is chopped by D1 and D2 (about 0.6V), amplified in the 1.2V limiter (about 1.2V), then amplified to 5V in the next stage amplifier. The phase of the read signal may be inverted with the tape switch after this to compensate for phase difference owing to the head of the recorder. When proper operation is not attained with an external recorder, adjust the volume control and the tone control knobs to optimum positions. Those which incorporate treble and base for tone control should preferably be set to a flat condition, and those with only a tone control knob, should be set to a high condition.

- 8-Pin DIN connector


- 1 VIDEO
- 2 GND
- 3 VSYNC
- 4 HSYNC
- 5 CSYNC
- 6 R
- 7 G
- 8 B



- Whenever there is any problem with the display check if all signals are supplied to the colour encoder. Check the waveform of VIDEO OUT.

- \* Problems may arise if the colour TV is improperly adjusted.

Signal waveform of VIDEO OUT (figures in the drawing represents nominal values)



## 6. COLOUR ENCODER


### 6-1. Colour encoder

- The encoder unit should be replaced as a unit part.

- Input signals

- COLOR Colour sub-carrier wave frequency
- CSYNC Composite synchronizing signal
- HSYNC Horizontal synchronizing signal
- VSYNC Vertical synchronizing signal
- R
- G
- B
- CVIDEO


- Rear view



## 7. MICRO COLOR GRAPHIC PRINTER

### 7-1 Micro color graphic printer

#### 1) Block diagram



#### (1) At power on

At power on, more than 5V of pen up current is applied for a period of 10ms, plus 5 and minus 0ms, to move the carriage 556 steps backward on the X-axis in order to initialize the colour position. As the carriage is held at the left margin after disengagement of the motor, it is then moved 30 steps forward on the X-axis, then stepped back 30 steps again to check if the colour position detector has been made. If not, it continues to move the carriage 30 steps forward on the X-axis, then return 30 steps to ensure the made condition.

#### (2) Colour change operation


To change colour, the slider makes three reciprocating movements of 6mm (30 steps) at the left end of the X-axis to move the pen position one step. When the desired pen position is attained, it then returns to the home position. Since the pen rotor makes a unidirectional rotation at the left end of the X-axis, and is locked within printable range, care must be exerted not to touch the rotor and the slider.

#### (3) Pen exchange operation

A pen needs to be exchanged with a fresh one when it runs out of ink. In such an event, the pen is moved 485 steps forward on the X-axis from the home position with the used pen located on the top of the rotor, then take out the used pen, by pressing the pen release lever and exchange it with a fresh one.

#### (4) Motor phase and rotating direction


The arrow head indicates the forward direction for both the X-axis and Y-axis.



S. Schaltbild (Anschlüsse der Motoren)

## 2) Pen exchange method


To remove pen, press the pen exchange button, when the slider is at the right handside, push the pen release lever.



To install the pen, push the tip of the pen through the ring of the return spring in the first place, then push into the holder. Upon completion, ensure that the tip of the pen is engaged with the hole of the pen return spring. If colour change is done when the pen is disengaged from the hole, it may cause improper rotation of the rotary holder as the slider makes contact with the pen. Do not try to rotate the rotary holder by hand when installing the pen during replacement of the pens.

- The X-axis stepping motor and the Y-axis stepping motor are driven by the two-phase magnet.

### Stepping motor driving signal



It is more effective to save power to shut off current while the X and Y axis motors are at a halt. But, there may be a possible malfunction because of unsuppressed vibration, if the current is turned off with a normal pulse width. In order to prevent this, current is applied excessively for more than the given hold time ( $t_{MH} = 1\text{ms}$  or more).


- Colour position detector

The colour position detector consists of a reed switch and a permanent magnet and it may cause malfunction owing to external vibration, and magnetic influence. Especially, when deposit of alien matter or paper fragments is between the left end of the carriage and the frame this may result in a failure of the colour detect performance.

- Character set

Input of an undefined code up to \$20 is ignored. Other undefined codes are represented in hexadecimal notation using the pen in a next color position.

### Pin configuration (top view)



Pin Configuration

## [COLOUR PLOTTER PRINTER CONTROL LSI]

## Pin assignment

Symbol	Name	In/out	Function
V <sub>ss</sub>	Ground		Connected to 0V.
V <sub>cc</sub>	Main power		Connected to 5V.
V <sub>DD</sub>	Power		Connected to 5V.
PROG	Program	Out	Not used.
P1 <sub>0</sub> ~ P1 <sub>7</sub>	Port 1		Used as printer control signals.
P2 <sub>0</sub> ~ P2 <sub>7</sub>	Port 2		Used for data input port from CPU.
D <sub>0</sub> ~ D <sub>7</sub>	Data bus		Used for stepper motor control signals.
T <sub>0</sub>	Test pin 0	In	Input from pen change switch.
T <sub>1</sub>	Test pin 1	In	Input from paper feed switch.
INT	Interrupt input	In	Data transfer strobe MZ-700 → MZ1P01.
RD	Read signal	In	Not used.
WR	Write signal	Out	Not used.
RESET	Reset	In	Used to initialize the processor.
ALE	Address latch enable	Out	Not used.
PSEN	Program store enable	Out	Not used.
SS	Single step	In	Not used.
EA	External access	In	Active when EA = 0V.
X <sub>1</sub> , X <sub>2</sub>	Crystal inputs	In	Pins used to attach the crystal oscillator or RC network to generate internal clock. However, external clock signal may be inputted through these pins.


## 7-2. Interfacing with the MZ-700

Fig. 1 shows the block diagram for connection with the printer. Fig. 2 shows its circuit description. Fig. 3 shows the timing chart.

Table of character set

MSD LSD	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0			SP	Ø	@	P			}	q	n					
1			↓	‡	1	À	Q				a					
2			↑	!'	2	B	R			e	z	ü				
3			→	#	3	C	S			~	w	m				
4			←	\$	4	D	T			~	s					
5			H	%	5	E	U			u						
6			C	&	6	F	V			t	i	→				
7			/	7	G	W				g	o	-				
8			C	8	H	X				h	ö	!				
9			D	9	I	Y	.			k	ä					
A			*	:	J	Z				b	f	ö				
B			+	:	K	[				^	x	v	a			F
C			g	<	L	\				d				↓		
D			-	=	M	]				h	ü	y				
E				:	N	↑				p	B	{				
F			/	?	O	←				c	j		—			π

Figure 1. Block diagram



The CPU sends data to the printer after confirming that RDA is in low state. Five micro seconds later, the strobe signal ARDP goes high. The CPU confirms that RDA is in high state, ARDP is returned to a low state 14.5 micro seconds later.





Figure 2. Interfacing timing

## 8. POWER SUPPLY

### Power supply circuit description

- (1) AC source power is rectified through the diode bridge (RB-156).
- (2) Current flowing through the primary coil of T1 is switched by means of Q1 so as to induce electromotive force in the secondary coil. To protect voltage fluctuation on the primary side, Q2 is implemented, which will become active to deactivate Q1 by dropping the base of Q1 to GND when voltage increase occurs on Q2.
- (3) The electromotive force induced in the secondary coil is rectified through D21, and DC5V is derived from the network consisting of C22, C23, and L21.



(4) For circuit stabilization against load fluctuation, we use IC21 (shunt regulator), PC1 (photocoupler), and Q3 (transistor). When the gate of IC21 is above 2.5V after sensing the 5V output by means of R22, VR21, and R23, it makes IC21 active and then PC1 active.

As the base voltage of Q3 increases with activation of PC1 photo-transistor, it makes Q3 active and drops the base of Q1 to GND so as to turn off Q1.

Although it is possible to adjust the DC 5V voltage by means of VR21, it needs to put the CPU PWB into connection.

## TROUBLESHOOTING

### 1. Trouble kind


Because different location has to be repaired depending on a kind of trouble, you have to check the output voltage in the first place. (Apply source voltage of 220 to 240V with a 3.75A load connected on the output.)

There are following four cases:


- 1) No output (0V)
- 2) Low output (1 to 4V)
- 3) High output (7 to 10V)
- 4) Abnormal increase of output ripple (several hundreds millivolts)

### 2. Finding where is in trouble



#### 2-1. In the case of "No output (0V)"




(\*1): If the output voltage were to be still 0V without blowing the fuse after replacement of Q1, proceed to steps described to the left of the troubleshooting flowchart.



## 2-2. When extremely low output voltage is encountered




## 2-3. When extremely high output voltage is encountered (7 ~ 10V)




#### 2-4. Abnormal increase of output ripple

In case irregular increase is seen for the output ripple like the one below, it needs to replace C22 and C23 with new ones because they have been fatigued.




## 9. IC SIGNAL POSITION


74LS00




74LS02




74LS04




74LS14




7417




74LS32




74LS42




7472




74LS86




74LS125A




74LS145




74S157




74LS165




74LS174




74LS175




74LS245




74LS273




74LS367A




## 10. CIRCUIT DIAGRAM &amp; PARTS LAYOUT




## [CPU board circuit (1)]




## [CPU board circuit (2)]




## [CPU board circuit (3)]



## [CPU board circuit (4)]





## [CPU board circuit (5)]




## [CPU board terminal configuration]

P-9					
	1 GND	2 C SYNC	3 VIDEO	4 H SYNC	5 V SYNC
	5	6	7	8	9
P-13					
	1 - 5V	2 VBLK	3 JA1	4 JA2	5 GND
	6	7	8	9	+
					V
P-11					
	49 A15 NM1 50	48 EXINT	47 A14	46 GND	44 MREQ
	45 A13	46	43 A12	42 GND	40 IORQ
	41 A11	42	39 A10	40 GND	38 GND
	37 A9	38	35 A8	36 RD	34 GND
	33 A7	34	31 A6	32 WR	30 EXWAIT
P-10					
	17 RD8 18 GND	16	15 RD7 16 GND	14 RD	13 RD6 14 GND
	19 IRT 20 GND	21	20 RDĀ 22 GND	22 RDĀ	23 STĀ 24 GND
	25 FG 26 FG	27	24 ASTA	25 ASTA	26 ALPS
P-5					
	1 ARDP + 5V	2	3 ARD1	4	5 ARD2
	6 GND	7	8 GND	9	10 AIRT
	11 GND	12	13 GND	14 ASTA	15 ALPS
P-1					
	19 Ao	20	17 BUS φ	18 GND	16 GND
	15 D7	14	13 D6	12 GND	11 GND
	9 D4	10	7 D3	8 GND	6 D2
	3 D1	4	1 D0	2 GND	5 D1


# [Power unit]




[Colour encoder circuit]




[Main P.W.B. for AD-1002]




[Motor P.W.B. unit]




[AD-1002]





## [Colour plotter-printer circuit]






# **MZ-700**

## **PARTS LIST & GUIDE**

Parts marked with “” is important for maintaining the safety of the set. Be sure to replace these parts with specified ones for maintaining the safety and performance of the set.




## 1 CPU Unit Exteriors



## 2 Printer Unit Exteriors

NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
1	CCABB1006ACZZ	A R	N	D	Top cabinet
2	CFTAT1001ACZZ	A M	N	D	Printer cover
3	CSFTZ1001ACZZ	A H	N	E	Paper shaft unit
4	NSFTZ1001ACZA	A C	N	C	Paper holder
5	NSFTZ1001ACZB	A G	N	C	Paper shaft
6	XRESJ40-06000	A A		C	E type ring
8	DUNTM1051ACZZ	B W	N	E	Printer mechanism unit
9	JKNBZ1005AC01	A G	N	C	Paper feed key top
10	LCHSM1004ACZZ	A L	N	C	Bottom cover
11	LHLDZ1002ACL1	A C	N	C	Paper holder-L
12	LHLDZ1002ACR1	A C	N	C	Paper holder-R
13	PGIDW1001ACZZ	A B	N	D	Paper guide
14	XBPSD30P04K00	A A		C	Screw
15	XBPSM30P06K00	A A		C	Screw
16	XBPSM30P08K00	A A		C	Screw
17	XUBSD26P10000	A A		C	Screw
18	XUPSD26P08000	A A		C	Screw
19	XUPSD30P08000	A A		C	Screw
20	TLABZ1027ACZZ	A B	N	D	Caution label
21	PSPAB1003ACZZ	A A	N	C	Collar for printer
22	PZETE1005ACZZ	A A	N	C	Insulator sheet
23	SPAКА1064ACZZ	A H	N	D	Packing cushion
24	SPAКА1065ACZZ	A C	N	D	Packing cushion
25	SPAKC1224ACZZ	A K	N	D	Packing case



## 3 CPU Unit Electronic Components

NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
1	QCNCM1009ACZB	AA		C	Connector to Speaker (2pin)
2	QCNCM1009ACZD	AB		C	Connector to Printer (4pin)
3	QCNCM1009ACZL	AC		C	Connector to Colour encoder
4	QCNCM1009ACZO	AC		C	Connector to Printer
5	QCNCM1010ACZZ	AF		C	Connector to Power supply
6	QCNCM1011ACZZ	AE		C	Connector Joy stick
7	QCNCW1013ACZZ	AC		C	Connector to Recorder
8	QCNCW1059AC20	AF		C	Connector to Key
9	QJAKC1013CCZZ	AC		C	Input jack Ext. Record/Play back
10	QSOCZ6424ACZZ	AE		C	IC socket (24pin)
11	QSW-P1009ACZZ	AF	N	B	Push switch
12	QSW-S1012ACZZ	AF	N	B	Slide switch
13	QSW-S6683RCZZ	AF	N	B	Slide switch
14	RCRS-1007ACZZ	AV	N	B	X-TAL (17.7344MHz)
15	RMPTC8103QCKB	AD		C	Block resistor (10KΩ×8 1/8W ±10%)
16	RVR-B1450QCZZ	AE		B	Variable resistor
17	VCCSPU1HL391J	AA		C	Capacitor (50WV 390pF)
18	VCCSPU1HL471J	AA		C	Capacitor (50WV 470pF)
19	VCEAAU1AW107Q	AB		C	Capacitor (10WV 100μF)
20	VCEAAU1HW105Q	AB		C	Capacitor (50WV 1.0μF)
21	VH1LH0080A/-1	AX		B	LSI (Z80A CPU)
22	VHIMZ60719GSÖ	BF		B	IC
23	VHIM2732/AC11	BF		B	IC (M5L2732K) Monitor
24	VHITMM2016P-1	AX		B	IC
25	VHUPD8255/-1	AV		B	IC
26	VHi4164-150-H	AZ		B	LSI DRAM
27	VHi8253///-1	BA		B	IC
28	VS2SC458KC/-1	AD		B	Transistor (2SC458KC)
29	VS2SD788-C/EC	AC	N	B	Transistor
30	VCCCCPA1HH101J	AA	N	C	Capacitor (50WV 100pF)
31	VCCCCPA1HH221J	AB	N	C	Capacitor (50WV 220pF)
32	VCEAAA1CW106Q	AB	N	C	Capacitor (16WV 10μF)
33	VCEAAA1CW225Q	AB		C	Capacitor (16WV 22μF)
34	VCEAAA1HW105Q	AB	N	C	Capacitor (50WV 1.0μF)
35	VCKYPU1HB102K	AA		C	Capacitor (50WV 1000pF)
36	VCKYPU1HB222K	AA		C	Capacitor (50WV 2200pF)
37	VCSATA1CE226M	AB	N	C	Capacitor (16WV 22μF)
38	VCSATA1CE336M	AB	N	C	Capacitor (16WV 33μF)
39	VCTYPU1EX103M	AB		C	Capacitor (25WV 0.010μF)
40	VCTYPA1NX104M	AB		C	Capacitor (12V 0.1μF)
41	VHDDS1588L1-1	AB	N	B	Diode (1S1588)
42	VHICD4069B/-1	AE		B	IC
43	VHiM74LS00/-1	AE		B	IC
44	VHiM74LS02/-1	AE		B	IC
45	VHiM74LS04/-1	AE		B	IC
46	VHiM74LS08/-1	AE		B	IC
47	VHiM74LS09/-1	AE	N	B	IC
48	VHiM74LS10/-1	AE		B	IC
49	VHiM74LS125-1	AH		B	IC
50	VHiM74LS14/-1	AM		B	IC
51	VHiM74LS145-1	AH	N	B	IC
52	VHiM74LS174-1	AK		B	IC
53	VHiM74LS175-1	AG		B	IC
54	VHiM74LS245-1	AM		B	IC
55	VHiM74LS273-1	AP		B	IC
56	VHiM74LS32/-1	AF		B	IC
57	VHiM74LS367-1	AH		B	IC
58	VHiM74LS42/-1	AF		B	IC
59	VHiM74LS74/-1	AG		B	IC
60	VHiM74LS86/-1	AF		B	IC
61	VHINE556N///-1	AH		B	IC
62	VHISN74LS165N	AM		B	IC
63	VHISN74LS221N	AM		B	IC
64	VHISN74S04N-1	AG		B	IC (74S04)
65	VHISN74S157-1	AQ		B	IC (SN74S157N)
66	VHISN7417N/-1	AG		B	IC (SN7417N)
67	VRD-RV2EY000J	AA		B	Resistor (1/4W ±5%)
68	VRD-ST2EY102J	AA		C	Resistor (1/4W 1KΩ)
69	VRD-ST2EY103J	AA		C	Resistor (1/4W 1KΩ)
70	VRD-ST2EY104J	AA		C	Resistor (1/4W 100KΩ ±5%)
71	VRD-ST2EY121J	AA		C	Resistor (1/4W 120Ω ±5%)
72	VRD-ST2EY152J	AA		C	Resistor (1/4W 1.5KΩ ±5%)
73	VRD-ST2EY153J	AA		C	Resistor (1/4W 15KΩ ±5%)
74	VRD-ST2EY182J	AA		C	Resistor (1/4W 1.8KΩ ±5%)
75	VRD-ST2EY183J	AA		C	Resistor (1/4W 18KΩ ±5%)
76	VRD-ST2EY221J	AA		C	Resistor (1/4W 220Ω ±5%)
77	VRD-ST2EY222J	AA		C	Resistor (1/4W 2.2KΩ ±5%)
78	VRD-ST2EY330J	AA		C	Resistor (1/4W 33Ω ±5%)
79	VRD-ST2EY331J	AA		C	Resistor (1/4W 330Ω J)
80	VRD-ST2EY332J	AA		C	Resistor (1/4W 3.3KΩ ±5%)

### 3 CPU Unit Electronic Components

NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
81	VRD-ST2EY391J	AA		C	Resistor (1/4W 390Ω ±5%)
82	VRD-ST2EY431J	AA		C	Resistor (1/4W 430Ω ±5%)
83	VRD-ST2EY471J	AA		B	Resistor (1/4W 470Ω ±5%)
84	VRD-ST2EY473J	AA		C	Resistor (1/4W 47KΩ ±5%)
85	VRD-ST2EY560J	AA		C	Resistor (1/4W 56Ω ±5%)
86	VRD-ST2EY561J	AA		C	Resistor (1/4W 560Ω ±5%)
87	QAC CZ 3321 QCN 1	AL	N	C	AC cord for Europe
	QAC CB 3620 QCZ Z	AL	N	C	AC cord for U.K.
88	QCNCW10012ACZZ	AE	N	C	Connector
89	QCNCW1008AC03	AC		C	Connector
90	QCNW-1049ACZZ	AN	N	C	Cable for TV
91	RTPEK1004AC13	BF	N	C	Basic tape
92	VHiM2732/AC12	BF	N	B	CG-ROM
93	QCNCW1012ACZZ	AE	N	C	Dummy connector for cassette (MZ711 only)


### 4 Printer Control PWB Electronic Components

NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
1	LBNDJ2003SCZZ	AA		C	Cable clamp
2	QCNCW1008AC04	AD		C	Connector
3	QCNCM1014ACZZ	AD		C	Connector
4	QCNW-1012ACZZ	AL		C	Connector wire
5	QCNW-1013ACZZ	AD	N	C	Ground wire
6	QCNW-1048ACZZ	AN	N	C	Connector wire 15pin
7	QCNW-1051ACZZ	AF	N	C	Connector wire 4pin
9	QSOCZ6440ACZZ	AG		C	IC socket (40pin)
10	QSW-P1010ACZZ	AC	N	C	Push switch (Paper feed)
11	QSW-P1011ACZZ	AD	N	C	Push switch (Pen Change,Reset)
12	CRCSZ1006ACZZ	AD	N	C	X-TAL 6MHZ
13	RMPTC4332QCKB	AC		C	Block resistor (3.3KΩ×4 1/8W ±10%)
14	TPAPR1001ACZZ	AH	N	S	Roll paper
15	UPENP1002CCZZ	AR	N	S	Pen set of 4
16	VCCCPU1HH100D	AA		C	Capacitor (50WV 10pF)
17	VCEAAU1AW476Q	AC		C	Capacitor (10WV 47μF)
18	VCEAAU1HW225Q	AB		C	Capacitor (50WV 2.2μF)
19	VHDDS1588L2-1	AB		B	Diode (DS1588L2)
20	VHEWZ100///-1	AG		B	Diode
21	VHiLB1257///-1	AM		B	IC
22	VHiM5M8050H01	AZ	N	B	LSI
23	VRD-ST2EY103J	AA		C	Resistor (1/4W 1KΩ)
24	VRD-ST2EY104J	AA		C	Resistor (1/4W 100KΩ ±5%)
25	VRD-ST2EY221J	AA		C	Resistor (1/4W 220Ω ±5%)
26	VRD-ST2EY332J	AA		C	Resistor (1/4W 3.3KΩ ±5%)
27	VRD-ST2EY471J	AA		B	Resistor (1/4W 470Ω ±5%)
28	VRD-ST2EY561J	AA		C	Resistor (1/4W 560Ω ±5%)
29	VRD-ST2EY562J	AA		C	Resistor (1/4W 5.6KΩ ±5%)
30	VS2SA673-C/-1	AE		B	Transistor (2SA673-C)
31	VS2SB739-C/-1	AD		B	Transistor
32	VS2SC458KC/-1	AD		B	Transistor (2SC458KC)
33	VS2SD788-C/EC	AC	N	B	Transistor

### 5 Other

NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
1	SSAKA0231QCZZ	AA		D	Poly bag (80×220 30U)
2	SPAKA1229ACZZ	AK	N	D	Packing cushion-R
3	SPAKA1230ACZZ	AK	N	D	Packing cushion-L
4	SPAKA1232ACZZ	AD	N	D	Packing sleeve
5	SSAKA5004CCZZ	AA		D	Poly bag (100×300)
6	SPAKC1218ACZZ	AQ	N	D	Packing case (MZ-731)
7	SPAKC1222ACZZ	AQ	N	D	Packing case (MZ-721)
8	SPAKC1237ACZZ	AQ	N	D	Packing case (MZ-711)
9	SSAKH0014HCZZ	AB		D	Poly bag
10	TCAUS1002ACZZ	AB	N	D	Caution label (U.K. only)
11	TCAUS1003ACZZ	AB	N	D	Caution label (U.K. only)
12	TINSE1066ACZZ	BD	N	D	Instruction book
13	TLABJ1083CCZZ	AA		D	Label (U.K. only)



**6 Power Supply Unit**

## 7 Key Board Unit

NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
1	0 CFD 5799D	A F	N	C	Space key
2	0 CF 3362A	A B	N	C	Crank guide F
3	0 CF 3363A	A D	N	C	Crank shaft A
4	0 CF 6303A	A C	N	C	Key contact
5	0 CF 3357A	A A	N	C	Guide tip
6	0 CF 4906A	A X	N	C	Frame (NSH-1)
7	0 CF 3361A	A B	N	C	Crank holder F
8	0 CF 3364A	A A	N	C	Return spring (for 60 key)
9	0 CF 3364B	A A	N	C	Return spring (for shift key)
10	0 CF 3364C	A A	N	C	Return spring (for space key)
11	0 CF 0711C	A A	N	C	Return spring (for half key)
12	0 CF 3876A	B E	N	C	Key top set A
13	0 CF 387B	B B	N	E	PWB W. Parts
14	0 CF 1731A	A F	N	B	LED
15	0 CF 4988A	A N	N	C	Flat cable
16	0 CF 4976A	A C	N	C	Protector
17	XBTSD20P06000	A A		C	Screw
18	0 CF 3876B	A T	N	C	Key top set B
19	0 CF 3876C	A T	N	C	Key top set C
20	0 CF 3876D	A D	N	C	Key top set D
21	0 CF 3876E	A T	N	C	Key top set E
22	0 CF 3876F	A P	N	C	Key top set F
23	0 CF 3876G	A H	N	C	Key top set G
24	0 CF 3876H	A G	N	C	Key top set H
25	0 CF 3876J	A H	N	C	Key top set J
26	0 CF 3876K	A F	N	C	Key top set K
27	0 CFD 5000D	A G	N	C	Blank key top

## \* Key top unit

B UNIT (1~9,0, \*, †, -, †, \, Q, W, E)

C UNIT (M, N, V, C, X, Z, L, K, J, H, F, S, I, U, Y, T)

D UNIT (?)

E UNIT (R, O, P, A, D, G, B, @, [ , : , ], . , / , †)


F UNIT (GRAPH, , BREAK, CR, SHIFT, SHIFT)

G UNIT (F1, F2, F3, F4, F5)

H UNIT (INST, DEL)

J UNIT (↑, →, ↓, ←)



K UNIT (ALPHA, CTRL)








## 8 CASSETTE UNIT









PARTS CODE	NO.	PRICE RANK	NEW MARK	PART RANK
VRD-ST2EE205J	8- 121	AA	N	C
VRD-ST2EY101J	6- 27	AA		C
VRD-ST2EY102J	3- 68	AA		C
VRD-ST2EY103J	3- 69	AA		C
//	4- 23	AA		C
VRD-ST2EY104J	3- 70	AA		C
//	4- 24	AA		C
VRD-ST2EY121J	3- 71	AA		C
VRD-ST2EY151J	6- 25	AA	N	C
//	6- 26	AA		C
VRD-ST2EY152J	3- 72	AA		C
VRD-ST2EY153J	3- 73	AA		C
VRD-ST2EY182J	3- 74	AA		C
VRD-ST2EY183J	3- 75	AA		C
VRD-ST2EY221J	3- 76	AA		C
//	4- 25	AA		C
VRD-ST2EY222J	3- 77	AA		C
VRD-ST2EY330J	3- 78	AA		C
VRD-ST2EY331J	3- 79	AA		C
VRD-ST2EY332J	3- 80	AA		C
//	4- 26	AA		C
VRD-ST2EY391J	3- 81	AA		C
VRD-ST2EY431J	3- 82	AA		C
VRD-ST2EY471J	3- 83	AA		B
//	4- 27	AA		B
VRD-ST2EY473J	3- 84	AA		C
VRD-ST2EY560J	3- 85	AA		C
VRD-ST2EY561J	3- 86	AA		C
//	4- 28	AA		C
VRD-ST2EY562J	4- 29	AA		C
VRD-ST3AF224J	6- 22	AA	N	C
VRS-PT3AB1R0J	6- 24	AA	N	C
VRS-PT3DB683J	6- 33	AA	N	C
VRW-KT3DC100K	6- 29	AC	N	C
VSP0080P-608N	1- 17	AN		C
VS2SA673-C/-1	4- 30	AE		B
VS2SB739-C/-1	4- 31	AD		B
VS2SC1213-D1A	6- 37	AC	N	B
VS2SC1652-Q-1	8- 101	AC	N	B
VS2SC2021-R-1	8- 102	AE	N	B
//	8- 103	AE	N	B
//	8- 104	AE	N	B
VS2SC3150//--1	6- 36	AK	N	B
VS2SC458KC/-1	3- 28	AD		B
//	4- 32	AD		B
VS2SD788-C/EC	3- 29	AC	N	B
//	4- 33	AC	N	B
[ X ]				
XBBSC30P06000	6- 14	AA		C
XBBSC30P08000	6- 9	AA		C
XBBSC30P10000	1- 11	AA		C
XBPSD30P04K00	2- 14	AA		C
XBPSE30P06K00	6- 21	AA	N	C
XBPSE30P08KS0	6- 1	AB	N	C
XBPSM30P06KS0	1- 12	AA		C
//	2- 15	AA		C
XBPSM30P08K00	1- 13	AA		C
//	2- 16	AA		C
XBTSD20P06000	7- 17	AA		C
XRESJ40-06000	2- 6	AA		C
XUBSD26P10000	2- 17	AA		C
XUPSD26P06000	1- 24	AA		C
XUPSD26P08000	2- 18	AA		C
XUPSD30P08000	1- 14	AA		C
//	2- 19	AA		C
[ O ]				
OCFD5000D//	7- 27	AG	N	C
OCFD5799D//	7- 1	AF	N	C
OCF0711C//	7- 11	AA	N	C
OCF1731A//	7- 14	AF	N	B
OCF3357A//	7- 5	AA	N	C
OCF3361A//	7- 7	AB	N	C
OCF3362A//	7- 2	AB	N	C
OCF3363A//	7- 3	AD	N	C
OCF3364A//	7- 8	AA	N	C
OCF3364B//	7- 9	AA	N	C
OCF3364C//	7- 10	AA	N	C
OCF387B//	7- 13	BB	N	E
OCF3876A//	7- 12	BE	N	C
OCF3876B//	7- 18	AT	N	C

PARTS CODE	NO.	PRICE RANK	NEW MARK	PART RANK
OCF3876C//	7- 19	AT	N	C
OCF3876D//	7- 20	AD	N	C
OCF3876E//	7- 21	AT	N	C
OCF3876F//	7- 22	AP	N	C
OCF3876G//	7- 23	AH	N	C
OCF3876H//	7- 24	AG	N	C
OCF3876J//	7- 25	AH	N	C
OCF3876K//	7- 26	AF	N	C
OCF4906A//	7- 6	AX	N	C
OCF4976A//	7- 16	AC	N	C
OCF4988A//	7- 15	AN	N	C
OCF6303A//	7- 4	AC	N	C
ViM2732/AC12	3- 92	BF	N	C
QCNCW1012ACZZ	3- 93	AE	N	C

# SHARP

11-1BS12AD \* 1  
71931-100 S/MMZ700/1T&1P01

-----  
203 - 250887/720007000

SHARP CORPORATION

Industrial Instrument Group  
Reliability & Quality Control Center  
Yamatokoriyama, Nara 639-11, Japan  
March 1985 Printed in Japan (IK)

Free Manuals Download Website

<http://myh66.com>

<http://usermanuals.us>

<http://www.somanuals.com>

<http://www.4manuals.cc>

<http://www.manual-lib.com>

<http://www.404manual.com>

<http://www.luxmanual.com>

<http://aubethermostatmanual.com>

Golf course search by state

<http://golfingnear.com>

Email search by domain

<http://emailbydomain.com>

Auto manuals search

<http://auto.somanuals.com>

TV manuals search

<http://tv.somanuals.com>